: A single digital system can be modeled at all levels in one VHDL design – top-level structural, mid-level dataflow, leaf-level behavioral.
Licensing and resources